All open roles

Engineering Open

FPGA / DSP Communication Systems Engineer (m/w/d)

As an FPGA / DSP Communication Systems Engineer, you will design and implement advanced digital communication algorithms, including modulation, coding, synchronisation, and equalisation, and translate them into real-time systems using DSP techniques and HDL (VHDL/Verilog) for FPGA platforms.

Location
Dortmund, Onsite
Type
Full Time
Team
Engineering
Seniority
All levels welcome

About the role

As an FPGA / DSP Communication Systems Engineer, you will design and implement advanced digital communication algorithms, including modulation, coding, synchronisation, equalisation, and channel estimation. You will also translate these into efficient real-time systems using DSP techniques and HDL (VHDL/Verilog) for FPGA/ASIC platforms, ensuring high performance and reliability.

What you'll do

  • Work in close collaboration with FPGA, RF/antenna, and software engineers to design and validate FPGA-based systems.
  • Develop floating-point and fixed-point models and run simulations to analyse and validate overall system performance, including modem performance.
  • Support FPGA bring-up and validation by developing and implementing system test plans.

What we're looking for

  • Bachelor's degree in computer science, physics, computer engineering, or electrical engineering.
  • 5+ years of experience in system-level modelling and/or digital signal processing.
  • Master's degree in electrical or computer engineering (or 2+ years of industry experience), with emphasis in RF/microwave, is a plus.

Bonus: not required

  • Advanced degree in electrical engineering with an emphasis in communication systems or digital signal processing, plus 8+ years of professional experience in system-level modelling.
  • Professional experience with multiple access schemes (TDMA, CDMA, OFDMA) and wireless standards such as 5G NR, LTE, Wi-Fi, or Bluetooth.
  • Experience designing and verifying high-data-rate wireless modems, including link budgets, modem designs, and link-level algorithms.
  • Expertise in C/C++, Verilog/VHDL, and Python, and in building and using system-level simulators for performance analysis.
  • Hands-on lab experience with FPGA development concepts, methodologies, and procedures.
  • Strong teamwork combined with the ability to work autonomously, and a genuine appetite for tough problems under time pressure.

How the hiring process works

  1. Intro call. 30 minutes with our recruiting team. We'll learn about your background, and you'll learn about the mission.
  2. Deep dive. A working session with one of our DSP/FPGA engineers on a real modem or signal-processing problem.
  3. Case study, in Dortmund. A visit to the office to work through an FPGA/DSP design scenario with the team, in person if you can make it or over Teams if you can't.
  4. The offer. By now you've likely already met our CEO. This round is where we make it official: fast, transparent, and built around the mission.